IN THE CLAIMS

1. (currently amended): A semiconductor device, comprising:

a semiconductor chip which [[has]] <u>includes</u> a circuit region defined in the central part thereof and a wiring region which surrounds the circuit region;

an integrated circuit which is formed [[on]] in the circuit region;

a plurality of electrode pads which are at least one electrode pad which is formed on the circuit region and which [[are]] is connected to the integrated circuit;

a plurality of first external terminals which are at least one first external terminal arranged over the circuit region;

a plurality of second external terminals which are at least one second external terminal arranged over the wiring region;

a first redistribution wiring which is disposed between the electrode pad and the first external terminal, and which electrically connects the electrode pad to the first external terminal;

a second redistribution wiring which is disposed between the electrode pad and the second external terminal, and which connects the electrode pad to the second external terminal; [[and]]

a passive element which is disposed over the wiring region, and which is connected to the second redistribution wiring; and

a sealing film which covers over the circuit region and the wiring region such that the first and second external terminals are exposed from the sealing film.

- 2. (canceled)
- 3. (currently amended): The semiconductor device according to claim [[2,]] 1, wherein the passive element includes a capacitor.

- 4. (currently amended): The semiconductor device according to claim [[2,]] 3, wherein the passive element includes a plurality of capacitors which are standardized so as to have [[the]] a same size.
- 5. (currently amended): The semiconductor device according to claim [[2,]] 1, wherein the passive element includes an inductor.
- 6. (currently amended): The semiconductor device according to claim [[2,]] 5, wherein the passive element includes a plurality of inductors which are standardized so as to have [[the]] a same size.
- 7. (currently amended): The semiconductor device according to claim [[2,]] 1, wherein the passive element [[has]] includes a plurality of passive elements which are arranged in the form of an array in the wiring region.
- 8. (currently amended): The semiconductor device according to claim [[2,]] 1, wherein the passive element is formed in a layer in which the second redistribution rewiring is formed.
- 9. (currently amended): The semiconductor device according to claim [[2,]] 1, wherein the passive element is formed in a layer that lies beneath a layer in which the second redistribution wiring is formed.
- 10. (currently amended): The semiconductor device according to claim [[2,]] 1, wherein the second redistribution wiring comprises a wiring part that connects the electrode pad to the passive element and another wiring part that connects the passive element the second external terminal.
- 11. (original): The semiconductor device according to claim 10, further comprising a passive element electrode pad, in which the passive element is connected to the wiring part via the passive element electrode pad.

- 12. (currently amended): The semiconductor device according to claim 1, wherein the electrode pad has including a plurality of electrode pads which are arranged along the boundary between the circuit region and the wiring region.
- 13. (currently amended): The semiconductor device according to claim 1, further comprising a first post electrode having a top surface and a bottom surface, wherein the first external terminal is <u>provided disposed</u> on the top surface and the first redistribution wiring is connected to the bottom surface.
- 14. (currently amended): The semiconductor device according to claim 1, further comprising a second post electrode having a top surface and a bottom surface, wherein the second external terminal is <u>provided disposed</u> on the top surface and the second redistribution wiring is connected to the bottom surface.
 - 15. (currently amended): A semiconductor device, comprising:

a semiconductor substrate which [[has]] <u>includes</u> a first region that <u>is provided with</u> <u>includes</u> a plurality of circuit element connection pads, and a second region that surrounds the first region;

a plurality of first external terminals which are arranged [[on]] <u>over</u> the first region; a plurality of second external terminals which are arranged [[on]] <u>over</u> the second region; a plurality of first wiring structures which are formed [[on]] <u>over</u> the first region, and electrically and individually connect [[ing]] a plurality of the first external terminals and a first predetermined number of the circuit element connection pads;

a plurality of second wiring structures which are formed ranging from the first region to the second region, and electrically and individually connect [[ing]] a plurality of the second external terminals and a second predetermined number of the circuit element connection pads; a passive element which is disposed over the second region, and which is electrically connected to one of the second wiring structures.

16. (currently amended): The semiconductor device according to claim 15, wherein; each of the first wiring structures contains includes a first redistribution wiring layer which is electrically and individually connected to one of the first predetermined number of the circuit element connection pads, and a first post electrode which electrically and individually connects the first redistribution wiring layer and the one of the first external terminals;

each of the second wiring structures contains includes a second redistribution wiring layer which is formed ranging from the first region to the second region and is electrically and individually connected to one of the circuit element connection pads, and a second post electrode which electrically and individually connects the second redistribution wiring layer and one of the second external terminals; and

the passive element is electrically connected to one of the second redistribution wiring layer.

17. (currently amended): The semiconductor device according to claim 16, wherein; the passive element is a capacitor which [[has]] includes an upper electrode, a lower electrode and a dielectric film which is placed between the upper electrode and the lower electrode; and

the upper electrode is electrically connected to one of the second redistribution wiring layer, and the lower electrode is electrically connected to another of the second redistribution wiring layer.

18. (currently amended): The semiconductor device according to claim 16, wherein the passive element is an inductor which is placed in a route of the second redistribution wiring layer.

19. (currently amended): The semiconductor device according to claim 15, wherein; each of the first wiring structures contains includes a first redistribution wiring layer which is electrically and individually connected to one of the first predetermined number of the circuit element connection pads, and a first post electrode which electrically and individually connects the first redistribution wiring layer and the one of the first external terminals;

each of the second wiring structures contains includes a second redistribution wiring layer which is formed ranging from the first region to the second region and is electrically and individually connected to one of the circuit element connection pads, and a second post electrode which electrically and individually connects the second redistribution wiring layer and one of the second external terminals; and

the passive element is electrically connected to one of the second redistribution wiring layer via a passive element electrode pad which is placed over the second region.

20. (currently amended): The semiconductor device according to claim 19, wherein; the passive element is a capacitor which [[has]] <u>includes</u> an upper electrode, a lower electrode and a dielectric film which is placed between the upper electrode and the lower electrode;

a first capacitor connection pad which is a passive element electrode pad being electrically connected to the upper electrode, and a second capacitor connection pad which is a passive element electrode pad being electrically connected to the lower electrode are comprised; and

the first capacitor connection pad is electrically connected to one of the second redistribution wiring layer, and the second capacitor connection pad is electrically connected to another of the second redistribution wiring layer.

21. (currently amended): The semiconductor device according to claim 19, wherein; the passive element is an inductor,

two passive element electrode pads are electrically connected to one passive element, in which these two passive element electrode pads are first and second inductor connection pads; and

the first and second inductor connection pads are electrically connected to corresponding second redistribution wiring layer respectively.

- 22. (original): The semiconductor device according to claim 19, wherein a plurality of the passive elements are arranged in the shape of an array.
- 23. (new): The semiconductor device according to claim 1, comprising grooves disposed between the circuit region and the wiring region, whereby dicing along the grooves removes the wiring region such that the semiconductor chip is constituted by the circuit region alone.